I . I N T R O D U C T I O N
Owing to superior speed performance, heterojunction-bipolar transistors (HBT) have found wide applications in high-speed switching and digital electronic systems. The demand for wideband circuits is driven by many newly introduced or future military and commercial applications, such as shortrange high data rate communication systems, radar detection, digital satellite payloads and software-defined radios. Advances in modern processes such as SiGe heterojunction transistors have shown the possible practical realization of low-cost communication systems-on-chip (SOC). Owing to its high-speed advantage and great design flexibility, SiGe HBT has emerged as a technology of choice for radiofrequency (RF) and mixed digital/analog circuits [1] . Integrated circuit designers are often faced with model complexity versus simulation efficiency. It is highly desirable to have two kinds of models, a simplified version for fast simulations and circuit design tasks and a detailed version for process technology evaluation and device structure optimization. The contribution proposed in this paper concerns a compact non-linear electro-thermal model for circuit design purpose.
Most of the reported HBT models such as VBIC, MEXTRAM, and HICUM are very complex and have a great number of parameters [2] [3] [4] [5] . In this paper, we propose a compact model that does not target a description of numerous physical phenomena that take place in the device. The aim of the proposed model is to provide a sufficiently accurate prediction of the main electro-thermal aspects to enable fast and efficient simulations for circuit design purpose. A hybrid model already reported in [6, 7] has been enhanced as shown in the following and is applied here to the non-linear electro-thermal modeling of SiGe HBT's from Infineon Technologies. The technology is called B7HF200 and uses relaxed 0.35 mm lithography. The process provides highspeed HBTs ( fT ¼ 200 GHz; F max ¼ 250 GHz) [8] . In Section II, the model topology is given; in Section III, the model extraction procedure is described; and Section IV is dedicated to model validation over a broadband.
The electro-thermal HBT model used in this work is based on a hybrid p topology as illustrated in Fig. 1 .
The intrinsic part of the equivalent circuit is described by four diodes and one controlled current source: † Dbe and Dbc control the current source.
† Dfbe and Dfbc take into account leakage currents.
This model uses a physical description for base collector and base emitter charges.
Equations of such a model have been already reported and applied to GaAs HBT modeling in [6, 7] . They are recalled hereafter for convenience.
The model parameters that are given below correspond to a 3 × 2.8 × 0.35 mm 2 SiGe HBT 1) Model equations for diodes:
I fbe = I sfe e −Tfe/T (e qVbe/NfekT − 1) (3)
T is the junction temperature, k is the Boltzmann constant, and q is the electron charge.
Model parameters for diodes
2) Model equations for current source I ct I ct = a f I be − a r I bc (5)
and ar = br br + 1
Model parameters for current source, access resistances, and thermal circuit
3) Model equations for charges: 3a) Base-emitter charge q be q be = q bej + q bed + q bek (7) q bej stands for depletion, q bed for diffusion, and q bek for Kirk effect.
K be is a constant that is used to force the charge to 0 when Vbe ¼ 0 V. V lim2be expression is used to limit the value of the base emitter voltage Vbe when it approaches F BE . This technique has been reported in [9] .
Model parameters for q bej
Ic is the collector current and F(Ic) is a function defined as following:
Model parameters for q bed
Function H(Ic) is defined as the following and has also been used in [10] .
where I k = I k0 (1 − Vbc invk Vbc) 570 alaa saleh et al.
Model parameters for q bek
) Base-collector charge q bc q bc = q bcj + q bcd + q bc−trans (13)
With
F cd : is a constant used to divide the charges in the base into two parts. The first one takes into account the diffusion charges which depend on Vbe, the second one q bc2trans takes into account non-quasi-static effects in charge distribution and is called trans-capacitance.
F ck : is a constant used to divide the Kirk charges into a base emitter capacitance and a base collector capacitance.
q bek : represents the part of qbc charges that appear at highcurrent densities due to the Kirk effect.
Cbc_p: represents the package capacitance Model parameters for q bed and q bek
The new aspects in the model that are highlighted below are: † Current gain formulation that fit current gain decrease versus collector current. † Breakdown formulation. † Temperature dependence of leakage diodes. † Formulation of base collector charges for an improved cut-off frequency modeling.
Furthermore, a thermal impedance extraction technique already reported in [11, 12] is used and combined with the features mentioned above.
These aspects are successively reported in the following.
I I I . M O D E L I N G A S P E C T E N H A N C E M E N T S A P P L I E D T O N P N S I G E H B T
A) Current gain formulation DC I/V characteristics of a 3 × 2.8 × 0.35 mm 2 SiGe HBT from Infineon Technologies have been measured using a Keithley 4200 semi-conductor device characterization system. During measurements the transistor is biased with a base current generator configuration [13] . The measurement results are given in Fig. 2 . Figure 3 shows the measured gain current characteristic of the transistor versus collector current.
It is observed that the current gain decreases versus collector current. In order to model this behavior, the following expression is used:
where b 0 , b 1 and Ic0 are the fitting parameters. Figure 4 (a) shows a comparison between simulated I/V plots and measurements when the model uses a constant gain (b = bo). Figure 4(b) shows the same comparison when the model uses a current gain that depends on the collector current.
It can be observed in Fig. 4(b) that the enhanced model provides a better fit of I/V characteristics at low current.
B) Breakdown model
For better convergence purpose, breakdown modeling is performed using equation (19) 
where C and l are the fitting parameters. C parameter determines the breakdown voltage for a given collector current and l takes into account the decrease of break down voltage at high collector currents. A good agreement between measurements and simulated results is illustrated in Fig. 5 .
C) Base collector charge formulation
The determination of cut-off frequencies and particularly the transition frequency is very important. The transition frequency Ft is determined by computing the current gain from S-parameter measurements up to 65 GHz and by extrapolating the current gain at higher frequencies, until it reaches 0 dB. Analytical expression of gain current h 21 deduced from S parameters is given in equation (20).
In order to obtain correct behavior of the non-linear model at high-current densities and high collector emitter voltages, the base collector charges have been modeled by the following expressions:
The equations (21) and (22) replace equations (14) , (16) and (17). The increase of base collector capacitance with respect to collector current enables the modeling of transition frequency saturation at high collector current (Kirk effect) as shown in Fig. 6 .
The increase of base collector capacitance with respect to collector-base voltage also enables a good fit of transition frequency saturation at high collector base voltages as shown in Fig. 7 .
D) Leakage diode temperature dependence
In order to characterize thermal dependence, Ic versus Vce DC measurements are performed at different chuck temperatures as shown in Fig. 8 It can be observed in Fig. 8 that the collector current decreases when the chuck temperature increases. However, for any fixed temperature and base current conditions, collector current does not decrease when collector voltage increases. Consequently, we have included in the model a temperature dependence of the current flowing in the base emitter leakage diode. The leakage current increases when the temperature increases. Leakage current variations versus ).
Model parameter Scaling law
Emitter resistance 
where I sfe0 , T FE , and N FE are the fitting parameters.
The thermal impedance profile versus frequency has been extracted using low-frequency S parameters method previously reported in [9] . The thermal impedance is extracted from the h 12 parameter using the following relation: Following equation (24), it is clear that, for a given collector current I C0 , the only parameter to be determined is the baseemitter thermal coefficient f. This coefficient is a technological parameter of the transistor that slightly depends on the collector current. It is taken here to be a value of 20.9 mV/8C.
Figures 9(a) and 9(b) show the real and imaginary parts of the thermal impedance measured in the (100 Hz-5 MHz) frequency range [14] .
For a good description of thermal behavior, the thermal impedance symbolically represented in Fig. 1 by a single parallel RC network is substituted by a multi cell RC network as represented in Fig. 10 [12] .
For a good agreement between measurements and simulations eight cells are considered. Model parameters are respectively:
k is a fitting parameter used to obtain a transient part of the thermal response close to a T √ shape (T is the temperature).
As the collector current flows through the emitter contact, IC0 is proportional to the emitter area A E . Thus, the proposed model can be scaled with respect to the emitter area. In this section, the scaling laws adopted for this model are given. Table 1 gives a summary of the scaled parameters and their scaling rules. The model parameters are scaled with respect to the emitter area A E. Fig. 11 shows the simulated versus measured IV network for a 1 × 10 × 3.5 mm 2 .
V . M O D E L V A L I D A T I O N

A) S parameters measurements
S parameters of the transistor are measured from 100 Hz to 65 GHz. The validation of the model over this frequency bandwidth is important for its use for the design of broadband analog digital converters. Figure 12 shows a comparison between measured and simulated S parameters of a 3 × 2.8 × 0.35 mm 2 SiGe HBT. 
B) Large signal measurements
Large signal measurements have consisted here in measuring the power gain of the transistor for different bias points and RF input power levels. CW measurements given below are performed at 2 GHz. The transistor under test is terminated into a 50 V load.
The power is swept from 240 to 212 dBm. Time domain current and voltage waveforms are obtained, thanks to the use of a vector network analyzer having time domain capabilities. We used for that purpose a large signal network analyzer (LSNA) with a calibrated phase reference generator [15] . Figures 13-15 show a comparison between simulated and measured power gain, voltage and current waveforms, and collector DC current.
Same measurements are performed at 5 GHz. Figures 16-18 show a comparison between simulated and measured power gain, voltage and current waveforms, and collector DC current.
V I . C O N C L U S I O N
In this paper, an accurate HBT Electro-Thermal compact model has been proposed. It has been shown that very small thermal time constants are involved in SiGe HBTs. Moreover, the non-linear model can easily be implemented in CAD software for the simulation of circuits such as power amplifiers or ADCs. 
